

# COMPUTER ORGANIZATION AND MICROPROCESSOR (IT304PC)

# **COURSE PLANNER**

### I. COURSE OVERVIEW:

The course has been designed to introduce fundamental principles of Computer Organization and Microprocessor. The students completing this course will understand basic of Computer Organization and Microprocessor, including CPU,ALU,Control Unit,Memory hierarchy, Computer performance,pipelining, Instruction Set and addressing modes of 8086 and Assembly programming of 8086. Finally, students will gain experience in learning concepts of Computer Organization and Programing of 8086 microprocessor

#### **II. PREREQUISITS:**

- 1. Computer and C Programming
- 2. Basic Electronics and logic design

## **III. COURSE OBJECTIVES:**

| 1. | To understand basic components of computers.  |
|----|---|
| 2. | To understand the architecture of 8086 processor.   |
| 3. | To understand the instruction sets, instruction formats and various addressing modes of 8086.                         |
| 4. | To understand the representation of data at the machine level and how<br>computations are performed at machine level. |
| 5. | To understand the memory organization and I/O organization.   |
| 6. | To understand the parallelism both in terms of single and multiple processors.  |

## IV. COURSE OUTCOMES:

| S.No. | Description   | Bloom's Taxonomy                          |
|-------|---|---|
|       |   | Level                                     |
| 1.    | Able to understand the basic components and the design<br>of CPU, ALU and Control Unit. | Knowledge, Understand<br>(Level1, Level2) |
| 2.    | Ability to understand memory hierarchy and its impact<br>on computer cost/performance.  | Apply, Create (Level 3,<br>Level 5)       |



|    |  | ZARCI                                     |
|----|--|---|
| 3. | Ability to understand the advantage of instruction level                                     | Analyze (Level 4)                         |
|    | parallelism and pipelining for high performance  |   |
|    | Processor design   |   |
| 4. | Ability to understand the instruction set, instruction formats and addressing modes of 8086. | Knowledge, Understand<br>(Level3, Level4) |
| 5. | Ability to write assembly language programs to solve   | Analyze (Level 4)                         |
|    | problems.  |   |

# V. HOW PROGRAM OUTCOMES ARE ASSESSED:

|     | Program Outcomes (PO)  | Level | Proficiency<br>assessed by |
|-----|--|-------|----------------------------|
| PO1 | <b>Engineering Knowledge</b> : Apply the knowledge of mathematics, science, engineering fundamentals, and an engineering specialization to the solution of complex engineering problems.   | 3     | Assignments                |
| PO2 | <b>Problem Analysis</b> : Identify, formulate, review research literature, and analyze complex engineering problems reaching substantiated conclusions using first principles of mathematics, natural sciences, and engineering sciences.  | 2     | Examples                   |
| PO3 | <b>Design/ Development of Solutions</b> : Design solutions for complex engineering problems and design system components or processes that meet the specified needs with appropriate consideration for the public health and safety, and the cultural, societal, and environmental considerations. | 3     | Assignments,<br>Exercises  |
| PO4 | <b>Conduct Investigations of Complex Problems</b> : Use research-based knowledge and research methods including design of experiments, analysis and interpretation of data, and synthesis of the information to provide valid conclusions.   | -     | -                          |
| PO5 | <b>Modern Tool Usage</b> : Create, select, and apply appropriate techniques, resources, and modern engineering and IT tools including prediction and modeling to complex engineering activities with an Understand of the limitations.   | -     | -                          |
| PO6 | The Engineer and Society: Apply reasoning informed by the contextual knowledge to assess societal, health, safety, legal and cultural issues and the consequent responsibilities   | -     | -                          |



|      |  | And the average participation of the average |  |  |
|------|--|---|--|--|
|      | Program Outcomes (PO)  | Level   | Proficiency<br>assessed by               |  |
|      | relevant to the professional engineering practice.   |   |  |  |
| PO7  | <b>Environment and Sustainability</b> : Understand the impact of the professional engineering solutions in societal and environmental contexts, and demonstrate the knowledge of, and need for sustainable development.  | -   | -  |  |
| PO8  | <b>Ethics</b> : Apply ethical principles and commit to professional ethics and responsibilities and norms of the engineering practice.   | -   | -  |  |
| PO9  | <b>Individual and Team Work</b> : Function effectively as an individual, and as a member or leader in diverse teams, and in multidisciplinary settings.  | 1   | Oral<br>Discussions                      |  |
| PO10 | <b>Communication</b> : Communicate effectively on complex<br>engineering activities with the engineering community and<br>with society at large, such as, being able to comprehend and<br>write effective reports and design documentation, make<br>effective presentations, and give and receive clear<br>instructions. | 2   | Document<br>Preparation,<br>Presentation |  |
| PO11 | <b>Project management and finance</b> : Demonstrate knowledge<br>and Understand of the engineering and management<br>principles and apply these to one's own work, as a member<br>and leader in a team, to manage projects and in<br>multidisciplinary environments.   | 3   | Assignments                              |  |
| PO12 | <b>Life-Long Learning</b> : Recognize the need for, and have the preparation and ability to engage in independent and life-long learning in the broadest context of technological change.  | 2   | Assignments                              |  |

1: Slight (Low) 2: Moderate (Medium) 3: Substantial (High) -: None

## VI. HOW PROGRAM SPECIFIC OUTCOMES ARE ASSESSED:

|       | Program Specific Outcomes                                  | Level | Proficiency<br>assessed by |
|-------|--|-------|----------------------------|
| PSO 1 | Foundation of Mathematical Concepts: To use                | 2     | Lectures,                  |
|       | mathematical methodologies to crack problem using suitable |       | Assignments                |



|       |  | 2 E | 23        |
|-------|--|-----|-----------|
|       | mathematical analysis, data structure and suitable algorithm.  |     |           |
| PSO 2 | <b>Foundation of Computer System:</b> The ability to interpret the fundamental concepts and methodology of computer systems. Students can understand the functionality of hardware and software aspects of computer systems.   | 1   | Tutorials |
| PSO 3 | <b>Foundations of Software Development:</b> The ability to grasp the software development life cycle and methodologies of software systems. Possess competent skills and knowledge of software design process. Familiarity and practical proficiency with a broad area of programming concepts and provide new ideas and innovations towards research. | -   | -         |

# 1: Slight (Low) 2: Moderate (Medium) 3: Substantial (High) - : None VII. SYLLABUS:

#### UNIT - I

**Digital Computers**: Introduction, Block diagram of Digital Computer, Definition of Computer Organization, Computer Design and Computer Architecture.

**Basic Computer Organization and Design**: Instruction codes, Computer Registers, Computer instructions, Timing and Control, Instruction cycle, Memory Reference Instructions, Input – Output and Interrupt, Complete Computer Description.

**Micro Programmed Control**: Control memory, Address sequencing, micro program example, design of control unit.

#### UNIT - II

**Central Processing Unit:** The 8086 Processor Architecture, Register organization, Physical memory organization, General Bus Operation, I/O Addressing Capability, Special Processor Activities, Minimum and Maximum mode system and timings.

**8086 Instruction Set and Assembler Directives**-Machine language instruction formats, Addressing

modes, Instruction set of 8086, Assembler directives and operators.

#### UNIT - III

Assembly Language Programming with 8086- Machine level programs, Machine coding the programs, Programming with an assembler, Assembly Language example programs. Stack structure

of 8086, Interrupts and Interrupt service routines, Interrupt cycle of 8086, Interrupt programming,

Passing parameters to procedures, Macros, Timings and Delays.

#### UNIT - IV

**Computer Arithmetic:** Introduction, Addition and Subtraction, Multiplication Algorithms, Division

Algorithms, Floating - point Arithmetic operations.

**Input-Output Organization:** Peripheral Devices, Input-Output Interface, Asynchronous data transfer, Modes of Transfer, Priority Interrupt, Direct memory Access, Input –Output Processor (IOP),Intel 8089 IOP.

UNIT - V



Memory Organization: Memory Hierarchy, Main Memory, Auxiliary memory, Associate Memory,

Cache Memory.

Pipeline and Vector Processing: Parallel Processing, Pipelining, Arithmetic Pipeline, Instruction

Pipeline, RISC Pipeline, Vector Processing, Array Processors.

### **TEXT BOOKS:**

1. Computer System Architecture, M. Moris Mano, Third Edition, Pearson. (UNIST-I, IV, V)

2. Advanced Microprocessors and Peripherals, K M Bhurchandi, A.K Ray ,3rd edition, McGraw Hill India Education Private Ltd. (UNITS - II, III).

### **REFERENCE BOOKS:**

1. Microprocessors and Interfacing, D V Hall, SSSP Rao, 3rd edition, McGraw Hill India Education Private Ltd.

2. Carl Hamacher, Zvonko Vranesic, Safwat Zaky: Computer Organization, 5th Edition, Tata McGraw Hill, 2002

3. Computer Organization and Architecture, William Stallings, 9th Edition, Pearson.

4. David A. Patterson, John L. Hennessy: Computer Organization and Design – The Hardware / Software Interface ARM Edition, 4th Edition, Elsevier, 2009.

#### GATE SYLLABUS: Microprocessor:

Architecture of 8086, Instruction Set and 8086 Programming

#### VIII. COURSE PLAN (WEEK-WISE):

| Session | Week | Unit | Topics  | Link for PPT   | Link for PDF  | Course<br>Learning<br>Outcomes                              | Teaching<br>Methodology   | Reference |           |   |                      |           |
|---------|------|------|---|--|---|---|---|-----------|-----------|---|----------------------|-----------|
| 1       |      |      |   |  |   |   | <u>Unit-I</u> :<br>Introduction,Bl<br>ock Diagram Of<br>Digital<br>Computer | KeiSCEMVs | KeiSCEMVs | Know the<br>working of<br>digital<br>computer | Chalk<br>and<br>Talk | T1,<br>T2 |
| 2       | 1    | 1    | Definition of<br>Computer<br>Organization,<br>Computer<br>Design and<br>Computer<br>Architecture. | https://drive.google.com/folderview?id=1fufKeiSCEMVs<br>65MIGzC7HBIamaEQk3Vq | https://drive.google.com/folderview?id=1fufKeiSCEMVs<br><u>65MIGzC7HBIamaEQk3Vq</u> | <b>Understand</b><br>computer<br>design and<br>architecture | Chalk<br>and<br>Talk  | T1,<br>T2 |           |   |                      |           |
| 3       |      |      | Basic<br>Computer<br>Organization<br>and Design:  | <u>ve.google.com</u><br><u>65MIGzC</u>                                       | <u>ve.google.com/</u><br><u>65MIGzC</u>   | Know<br>basics of<br>computer<br>Organizatio<br>n.          | Chalk<br>and<br>Talk  | T1,<br>T2 |           |   |                      |           |
| 4       |      |      | Instruction<br>codes,<br>Computer<br>Registers,   | <u>https://dri</u> v   | <u>https://dri</u> v  | Understand<br>concepts<br>instruction                       | Chalk<br>and<br>Talk  | T1,<br>T2 |           |   |                      |           |

|    |   |   | Computer<br>instructions                        |                 |                                  | codes,<br>Computer<br>Registers,<br>Computer<br>instructions   | >  |  |   |  |                      |   |                |           |
|----|---|---|---|-----------------|----------------------------------|--|--|--|---|--|----------------------|---|----------------|-----------|
| 5  |   | 2 | Timing and<br>Control,<br>Instruction<br>cycle, |                 |                                  | <b>Understand</b><br>Timing and<br>Control,<br>Instruction<br>cycle,   | Chalk<br>and<br>Talk   | T1,<br>T2  |   |  |                      |   |                |           |
| 6  | 2 |   |   |                 |                                  | Referent<br>Instruct<br>Input –<br>and<br>Interrup<br>Comple<br>Comput<br>Descrip<br>Micro<br>Program<br>Control | Memory<br>Reference<br>Instructions,<br>Input – Output<br>and<br>Interrupt | https://drive.google.com/folderview?id=1fufKeiSCEMVs65MIGzC7HBIamaEQk3Vq | ew?id=1fufKeiSCEMVs65MIGzC7HBIamaEQk3Vq | Know about<br>Memory<br>Reference<br>Instructions,<br>Input –<br>Output and<br>Interrupt | Chalk<br>and<br>Talk | T1,<br>T2   |                |           |
| 7  |   |   |   |                 |                                  |  |  |  | Complete<br>Computer<br>Description.    | Vs65MIGz(  | Vs65MIGz(            | <b>Understand</b><br>Complete<br>Computer<br>Description. | Discus<br>sion | T1,<br>T2 |
| 8  |   |   |   |                 |                                  |  |  |  |   |  |                      |   |                |           |
| 9  |   |   | Address<br>sequencing                           | lerview?id=     |                                  | <b>Understand</b><br>Address<br>sequencing   | Chalk<br>and<br>Talk   | T1,<br>T2  |   |  |                      |   |                |           |
| 10 |   | 3 | micro program<br>example, design                | ogle.com/fold   | https://drive.google.com/folderv | Understand<br>micro<br>program<br>example,<br>design   | Chalk<br>and<br>Talk   | T1,<br>T2  |   |  |                      |   |                |           |
| 11 | 3 |   | <u>Unit-II</u><br>Central<br>Processing Unit    | tps://drive.go  | t <u>ps://drive.gc</u>           | <b>Explain</b><br>working of<br>CPU  | Chalk<br>and<br>Talk,<br>PPTs  | T1,<br>T2  |   |  |                      |   |                |           |
| 12 |   |   | The 8086<br>Processor<br>Architecture           | <del>II</del> I | Ħ                                | Understand<br>The<br>Architecture<br>of 8086<br>Architecture   | Chalk<br>and<br>Talk,<br>PPTs  | T1,<br>T2  |   |  |                      |   |                |           |

| _  |   |   |   |  | <u>`</u>                      | _                |
|----|---|---|---|--|-------------------------------|------------------|
| 13 |   |   | Register<br>organization                                | Understand<br>Register<br>organization<br>of 8086  | Chalk<br>and<br>Talk,<br>PPTs | T1,<br>T2        |
| 14 | 4 |   | Physical<br>memory<br>organization                      | Understand<br>Physical<br>memory<br>Organizatio<br>n of 8086   | Chalk<br>and<br>Talk,<br>PPTs | T1,<br>T2        |
| 15 |   |   | Revesion  |  |                               |                  |
| 16 |   |   | Mock Test-I   |  |                               |                  |
| 17 |   |   | General Bus<br>Operation                                | Understand<br>the basics of<br>General Bus<br>Operation  | Chalk<br>and<br>Talk,<br>PPTs | T1,<br>T2        |
| 18 |   |   | I/O Addressing<br>Capability                            | Study I/O<br>Addressing<br>Capability  | Chalk<br>and<br>Talk,<br>PPTs | T1,<br>T2        |
| 19 | 5 | - | Special<br>Processor<br>Activities                      | Learn<br>Special<br>Processor<br>Activities  | Chalk<br>and<br>Talk,<br>PPTs | T1,<br>T2        |
| 20 | 2 | 2 | Minimum<br>and Maximum<br>mode system<br>and timings.   | Study<br>Minimum<br>and<br>Maximum<br>mode   | Chalk<br>and<br>Talk,<br>PPTs | T1,<br>T2        |
| 21 |   |   | Bridge Class  | <u></u>  |                               |                  |
| 22 |   |   | Minimum<br>and Maximum<br>mode system<br>and timings.   | Minimum<br>and<br>Maximum<br>mode<br>system and<br>timings.<br>Understand<br>8086<br>Instruction<br>Study<br>Machine | Chalk<br>and<br>Talk          | T1,<br>T2        |
| 23 | 6 | - | 8086<br>Instruction Set<br>and Assembler<br>Directives- | Understand<br>8086<br>Instruction  | PPTs,<br>discus<br>sions      | T1,<br>T2        |
| 24 |   |   | Machine<br>language                                     | Study<br>Machine<br>language   | Chalk<br>and<br>Talk          | T1,<br>T2        |
| 25 | 7 |   | instruction<br>formats                                  | <b>Study</b><br>instruction<br>formats   | Chalk<br>and<br>Talk          | T1,<br>T2,<br>R1 |

CSE II YEAR I SEM

Page 114

|    |   |   |  |  | )<br>Z                        | _                |
|----|---|---|--|--|-------------------------------|------------------|
| 26 |   |   | Addressing<br>Modes  | Understand<br>Addressing<br>Modes of<br>8086               | Chalk<br>and<br>Talk,<br>PPTs | T1,<br>T2,<br>R1 |
| 27 |   |   | Instruction set<br>of 8086,  | Study<br>Instruction<br>set of 8086,                       |                               |                  |
| 28 |   |   | Instruction set of 8086,   | <b>Study</b><br>Instruction<br>set of 8086,                | Chalk<br>and<br>Talk          | T1,<br>T2        |
| 29 |   |   | Instruction set of 8086,   | Study<br>Instruction<br>set of 8086,                       | Chalk<br>and<br>Talk          | T1,<br>T2        |
| 30 |   |   | Assembler<br>directives and<br>operators.  | Understand<br>Assembler<br>directives<br>and<br>operators. | Chalk<br>and<br>Talk,         | T1,<br>T2        |
| 31 | 8 |   | Unit-III<br>Assembly<br>Language<br>Programming<br>with 8086-<br>Machine level<br>programs | Learn<br>Assembly<br>Language<br>Programmin<br>g with 8086 | Chalk<br>and<br>Talk,         | T1,<br>T2        |
| 32 |   | 3 | Machine level<br>programs  | Understand<br>Machine<br>level<br>programs                 | Chalk<br>and<br>Talk,         |                  |
| 33 |   |   | Programming<br>with an<br>assembler,   | Understand<br>Programmin<br>g with an<br>assembler,        | Chalk<br>and<br>Talk,<br>PPTs | T1,<br>T2        |
| 34 | 9 |   | Assembly<br>Language<br>example<br>programs.   | Understand<br>Assembly<br>Language<br>example<br>programs. | Chalk<br>and<br>Talk,<br>PPTs | T1,<br>T2        |
| 35 |   |   | Assembly<br>Language<br>example<br>programs  | Understand<br>Assembly<br>Language<br>example<br>programs  | Chalk<br>and<br>Talk,<br>PPTs | T1,<br>T2        |
| 36 |   |   | I Mid Examination  |  |                               |                  |

|    |    |                                   |   |  | )                             | _        |
|----|----|-----------------------------------|---|--|-------------------------------|----------|
| 37 |    |                                   | Stack structure of 8086   | Understand<br>Stack<br>Structure of<br>8086  | Chalk<br>and<br>Talk,<br>PPTs | T1<br>T2 |
| 38 | 10 |                                   | Interrupts and<br>Interrupt service<br>routines   | Understand<br>Interrupts<br>and<br>Interrupt<br>service<br>routines.   | Chalk<br>and<br>Talk,<br>PPTs | T1<br>T2 |
| 39 | 10 | 3                                 | Interrupt cycle<br>of 8086  | Example Fouries:   Example Understand   Interrupt cycle   Example 8086.  | Chalk<br>and<br>Talk,<br>PPTs | T1<br>T2 |
| 40 |    |                                   | Interrupt<br>programming  | HCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC   | Chalk<br>and<br>Talk,<br>PPTs | T1<br>T2 |
| 41 |    |                                   | Passing<br>parameters to<br>procedures  | Understand<br>Passing<br>parameters<br>to<br>procedures  |                               |          |
| 42 |    | Macros,<br>Timings and<br>Delays. | Image: Provide state stat | Chalk<br>and<br>Talk,<br>PPTs  | T1<br>T2                      |          |
| 43 | 11 |                                   | Unit-IV<br>Computer<br>Arithmetic:<br>Introduction  | Borvice   routines.     routines.   Understand     Interrupt   cycle   of     8086.   Understand     Understand   and Learn     Interrupt   programmin     g.   Understand     Passing   parameters     to   procedures     Understand   Macros,     Timings and   Delays.     Understand   Computer     Arithmetic   Viderstand     Macros,   Timings and     Delays.   Understand     Addition   and | Chalk<br>and<br>Talk,<br>PPTs | T1<br>T2 |
| 44 |    | 4                                 | Addition and<br>Subtraction   | Understand<br>Addition<br>and<br>Subtraction   | Chalk<br>and<br>Talk,<br>PPTs | T1<br>T2 |
| 45 | 10 |                                   | Addition and<br>Subtraction   | Understand<br>Addition<br>and<br>Subtraction   |                               |          |
| 46 | 12 |                                   | Multiplication<br>Algorithms  | Understand<br>Multiplicati<br>on<br>Algorithms   | Chalk<br>and<br>Talk,<br>PPTs | T1<br>T2 |

CSE II YEAR I SEM

Page 116

| 47               | Division<br>Algorithms   | UnderstandChalkDivisionandT1AlgorithmsTalk,T2andFloatingPPTs   |
|------------------|--|--|
| 48               | Floating - point<br>Arithmetic<br>operations   | point Chalk<br>arithmetic and T1<br>operations Talk, T2<br>PPTs  |
| 49               | Input-Output<br>Organization   | StudyChalkInput-andOutputTalk,OrganizatioPPTs  |
| 50 13            | Input-Output<br>Organization Devices<br>Peripheral<br>Devices, Input-<br>Output Interface   Asynchronous<br>data transfer   Modes of<br>Transfer   Priority<br>Interrupt, Direct<br>memory | UnderstandPeripheralChalkDevices,andInput-Talk,Talk,OutputPPTsInterface  |
| 51               | Asynchronous<br>data transfer  | UnderstandChalkAsynchronandT1ousdataTalk,T2transferPPTsP   |
| 52               | Modes of<br>Transfer   | UnderstandChalkModesofandTransferTalk,PPTs   |
| 53               |  | UnderstandChalkPriorityandT1Interrupt,Talk,T2DirectPPTsT2  |
| <sup>54</sup> 14 | Access,<br>Input –Output<br>Processor<br>(IOP),Intel<br>8089<br>IOP.   | memory<br>Access.Chalk<br>and<br>Talk,T1<br>T2Understand<br>Input -<br>Output<br>Processor<br>(IOP),Intel<br>8089<br>IOP.Chalk<br>and<br>Talk,T2<br>T2 |
| 55               | Unit-V:MemoryOrganization:MemoryHierarchy,   | Study<br>MemoryChalk<br>andOrganizatio<br>n: Memory<br>Hierarchy,T1<br>Talk,   |

CSE II YEAR I SEM

Page 117

SETTER

|    |    |   | Main Memory                                  |  | Main   | 2                             |           |
|----|----|---|--|--|--|-------------------------------|-----------|
| 56 |    |   | Auxiliary<br>memory,<br>Associate<br>Memory, | Dk3Vq<br>Dk3Vq   | Memory   |                               |           |
| 57 |    |   | Cache Memory.                                | aEC aEC  |  |                               |           |
| 58 |    |   | Pipeline and<br>Vector<br>Processing         | zC7HBIama<br>zC7HBIama   | Understand<br>Pipeline<br>and Vector<br>Processing           |                               |           |
| 59 | 16 |   | Parallel<br>Processing                       | AV s65MIG  | <b>Understand</b><br>Parallel<br>Processing                  | Chalk<br>and<br>Talk,<br>PPTs | T1,<br>T2 |
| 60 |    |   | Pipelining,<br>Arithmetic<br>Pipeline        | fufKeiSCEN   | <b>Understand</b><br>Pipelining,<br>Arithmetic<br>Pipeline.  | Chalk<br>and<br>Talk,<br>PPTs | T1,<br>T2 |
| 61 |    | F | Instruction<br>Pipeline                      | rview?id=1   | <b>Understand</b><br>Instruction<br>Pipeline.                | Chalk<br>and<br>Talk,<br>PPTs | T1,<br>T2 |
| 62 |    | 5 | RISC Pipeline                                | e.com/folde  | <b>Study</b> RISC<br>Pipeline                                | Chalk<br>and<br>Talk,<br>PPTs | T1,<br>T2 |
| 63 | 17 |   | Vector<br>Processing,<br>Array<br>Processors | https://drive.google.com/folderview?id=1fufKeiSCEMVs65MIGzC7HBIamaEQk3Vq | <b>Study</b><br>Vector<br>Processing,<br>Array<br>Processors |                               |           |
| 64 |    |   | Revision                                     | https  | <b>Revise</b><br>above<br>topics.                            | PPTs                          | T1,<br>T2 |
|    |    |   | II Mid Examinati                             | ns (Week 18)   |  |                               |           |

# IX. MAPPING COURSE OUTCOMES LEADING TO THE ACHIEVEMENT OF PROGRAM OUTCOMES AND PROGRAM SPECIFIC OUTCOMES:

| Course<br>Outcomes | 8   |     |     |     |     | S   | rogra<br>Specifi<br>utcom | ic  |     |      |      |      |      |      |      |
|--------------------|-----|-----|-----|-----|-----|-----|---------------------------|-----|-----|------|------|------|------|------|------|
|                    | P01 | P02 | P03 | P04 | PO5 | PO6 | PO7                       | PO8 | P09 | P010 | P011 | P012 | PSO1 | PSO2 | PSO3 |
| CO1                | 2   | 1   | 1   | -   | -   | -   | -                         | -   | -   | 1    | -    | -    | 2    | 1    | 1    |

| CO2                  | 2 | 2 | 1       | - | - | - | - | - | - | 1 | 2 | 1 | 1 | 2 | 2 |
|----------------------|---|---|---------|---|---|---|---|---|---|---|---|---|---|---|---|
| CO3                  | 3 | 2 | 3       | - | I | - | - | - | - | 1 | 1 | 2 | 1 | 3 | 2 |
| CO4                  | 1 | 1 | 3       | I | I | I | - | - | - | - | 2 | 2 | 2 | 3 | 2 |
| CO5                  | 3 | 2 | 3       | I | I | I | - | - | - | 2 | 3 | - | 3 | 2 | 3 |
| Average              | 3 | 2 | 2.<br>5 | - | - | - | - | - | 1 | 1 | 2 | 1 | 2 | 2 | 2 |
| Average<br>(Rounded) | 3 | 2 | 3       | - | - | - | - | - | 1 | 2 | 3 | 2 | 2 | 1 | 2 |

1: Slight (Low) 2: Moderate (Medium) 3: Substantial (High) -: None

## X. JUSTIFICATIONS FOR CO-PO MAPPING:

| Mapping  | Low (1),<br>Medium (2),<br>High(3) | Justification  |
|----------|------------------------------------|--|
| CO1-PO1  | 3                                  | Students will be able to Students will be able to understand open circuited P-N junction.  |
| CO1-PO2  | 2                                  | Students will be able to understand how the diode acts as rectifier and study the characteristics of rectifiers.                         |
| CO1-PO3  | 3                                  | Students will be able to understand the V-I characteristics of P-N junction.   |
| CO1-PO9  | 1                                  | Students will be able to understand the temperature effects and diode resistance   |
| CO1-PO12 | 2                                  | Know about drift and diffusion capacitances.   |
| CO1-PSO1 | 2                                  | Students will be able to understand diode switching times.   |
| CO1-PSO2 | 2                                  | Students will be able to understand the concept of breakdown<br>in diodes and study the operation and characteristics of Zener<br>diode. |
| CO2-PO1  | 3                                  | Students will be able to understand the operation, characteristics and applications of tunnel diode                                      |
| CO2-PO2  | 2                                  | Students will be able to understand the operation, characteristics and applications of photo diode and LED.                              |
| CO2-PO3  | 2                                  | To explain clipping circuits and comparators.  |
| CO2-PO12 | 2                                  | Students will be able to understand how the diode acts as rectifier and study the characteristics of rectifiers.                         |
| CO2-PSO1 | 2                                  | Students will be able to understand the general conditions for filters and study the rectifier with capacitor filter.                    |
| CO3-PO1  | 3                                  | To study the operation of transistor as an amplifier.  |
| CO3-PO2  | 2                                  | To study the characteristics of CB,CE,CC configurations.   |
| CO3-PO3  | 3                                  | Compare various configurations of transistors.   |
| CO3-PO10 | 2                                  | Understand the concept of operating point and purpose of   |



|          |   | 2   |
|----------|---|---|
|          |   | biasing.  |
| CO3-PO11 | 3 | Study about bias compensation,                                  |
| C03-P011 | 5 | thermal runaway and stability.                                  |
| CO4-PO1  | 3 | Explain the operation of transistor at low frequencies.         |
| CO4-PO2  | 2 | Explain the operation of CE amplifier, study its frequency      |
| CO4-PO2  | 2 | response and gain bandwidth product.                            |
| CO4-PO3  | 2 | Understand the operation of emitter follower.                   |
| CO4-PO10 | 2 | Explain the operation of RC coupled two cascaded CE and         |
| C04-P010 | Z | multistage CE amplifiers.                                       |
| CO4 DO11 | 1 | Students will be able to understand the operation, V-I          |
| CO4-PO11 | 1 | characteristics of JFET.  |
| CO4-PSO1 | 2 | Students will be able to understand the operation, V-I          |
| C04-P501 | 2 | characteristics of MOSFFET.                                     |
| CO5-PO1  | 3 | Students will be able to understand the operation of low        |
| C03-P01  | 5 | frequency CS and CD amplifiers.                                 |
| CO5-PO2  | 2 | Students will be able to understand the arithmetic operations   |
| 003-102  | Z | carried by digital systems.                                     |
| CO5-PO3  | 3 | Students will be able to understand the OR, AND, NOT, EX-       |
| 05-105   | 5 | OR, NAND and NOR DTL gates and modified DTL gates.              |
| CO5-PO9  | 1 | Students will be able to understand the design and analysis of  |
| 005-109  | 1 | combinational logic circuits.                                   |
| CO5-PO11 | 3 | Students will be able to analyze the design of decoders,        |
| 005-1011 | 5 | encoders and multiplexers.                                      |
| CO5-PSO2 | 1 | Students will be able to understand the EX-OR function.         |
| CO6-PO1  | 3 | To design functions using universal gates.                      |
| CO6-PO2  | 2 | Students will be able to understand the design and analysis of  |
| C00-F02  | 2 | sequential logic circuits.                                      |
| CO6-PO3  | 2 | Students will be able to understand construction of latches and |
| 000-103  |   | flip flops.   |
| CO6-PO11 | 3 | Analyse the clocked sequential circuits and perform state       |
| C00-F011 | 3 | reduction and assignments.                                      |
| CO6-PO12 | 2 | Students will be able to understand the concept of memory.      |

## XI. QUESTION BANK (JNTUH) :

## UNIT - I Long Answer Questions:

| S.No. | Question                                       | Blooms         | Course  |
|-------|--|----------------|---------|
|       |  | Taxonomy Level | Outcome |
| 1.    | Explain the Block Diagram Of Digital Computer. | Understand     | 1       |
| 2.    | Define Computer Organization.                  | Understand     | 1       |
| 3.    | With neat sketch explain Computer Architecture | Understand     | 1       |



| 4.  | What are Instruction Codes? Explain   | Evaluation | 1 |
|-----|---|------------|---|
| 5.  | Explain Computer Registers in Computer Organization ??                          | Understand | 1 |
| 6.  | Explain Computer Instructions in Computer Organization ? ?                      | Knowledge  | 1 |
| 7.  | With neat sketch explain Instruction Cycle of Computer Organization ?           | Understand | 1 |
| 8.  | With neat sketch explain timing and control of Computer Organization ?          | Understand | 1 |
| 9.  | Explain input output interrupts of Computer Organization ?                      | Understand | 1 |
| 10. | Explain control memory for micro programmed control for computer organization ? | Understand | 1 |
| 11. | With neat sketch explain Address sequencing for CO                              | Understand | 1 |
| 12. | Explain the design of Control Unit for Computer<br>Organization                 | Understand | 1 |
| 13. | Explain with an example Micro program control for computer organization         | Understand | 1 |

# Short Answer Questions:

| S.No. | Question  | Blooms<br>Taxonomy Level | Course<br>Outcome |
|-------|---|--------------------------|-------------------|
| 1.    | Define Computer Organization?                     | Remember                 | 1                 |
| 2.    | Define Digital Computer ?                         | Understand               | 1                 |
| 3.    | Explain Computer Architecture?                    | Understand               | 1                 |
| 4.    | What are instruction codes?Explain                | Comprehension            | 1                 |
| 5.    | Explain Computer Registers ?                      | Comprehension            | 1                 |
| 6.    | Explain Computer instructions ?                   | Remember                 | 1                 |
| 7.    | Define Instruction ?                              | Knowledge                | 1                 |
| 8.    | Define Instruction Cycle ?                        | Remember                 | 1                 |
| 9.    | Define Memory Reference Instructions ?            | Remember                 | 1                 |
| 10.   | Define Interrupt ?                                | Remember                 | 1                 |
| 12.   | Define memory ?                                   | Remember                 | 1                 |
| 12.   | Explain Control Memory of Computer Organization ? | Remember                 | 1                 |



|     |                            | ZARS      |   |
|-----|----------------------------|-----------|---|
| 13. | Define Address sequencing? | Knowledge | 1 |
| 15. | Define control unit ?      | Remember  | 1 |

## UNIT - II Long Answer Questions:

| S.No. | Question  | Blooms         | Course  |
|-------|---|----------------|---------|
|       |   | Taxonomy Level | Outcome |
| 1.    | Draw the block diagram of 8086 microprocessor and explain?  | Understand     | 2       |
| 2.    | List the addressing modes of 8086?give examples   | Remember       | 2       |
| 3.    | What is the processing element inside the microprocessor?<br>What process it does ?               | Remember       | 2       |
| 4.    | What are the signals involved in memory bank selection of 8086 microprocessor                     | Comprehension  | 2       |
| 5.    | Explian Bus generation operation in 8086  | Evaluate       | 2       |
| 6.    | How many memory locations can be addressed by 8086<br>microprocessor                              | Comprehension  | 2       |
| 7.    | With neat sketch explain Register organization of 8086?   | Understand     | 2       |
| 8.    | Explain Physical memory organization of 8086?   | Understand     | 2       |
| 9.    | Explain with neat sketch I/O addressing of 8086 ?   | Understand     | 2       |
| 10.   | Explain Special Processor Activities in 8086?   | Understand     | 2       |
| 11.   | Explian Instruction set of 8086 ?.  | Remember       | 2       |
| 12.   | Explain Assembler Directives in 8086 ?  | Understand     | 2       |
| 13.   | Explain Machine language instruction format in 8086   | Remember       | 2       |
| 14.   | State the modes in which 8086 operates.   | Remember       | 2       |
| 15.   | What is the purpose of flag register in 8086? Explain the different bits of flag register in 8086 | Analyze        | 2       |
| 16.   | Explain the different string manipulation operations of 8086 with a example each ?                | Analyze        | 2       |

# Short Answer Questions:

| S.No. | Question             | Blooms         | Course  |
|-------|----------------------|----------------|---------|
|       |                      | Taxonomy Level | Outcome |
| 1.    | What are Macros ?    | Remember       | 2       |
| 2.    | Define Instruction ? | Remember       | 2       |



|     |   | See es        |   |
|-----|---|---------------|---|
| 3.  | What is interrupt service routine   | Understand    | 2 |
| 4.  | What is the maximum memory size that can be addressed by 8086?                              | Remember      | 2 |
| 5.  | What is the function of the signal in 8086  | Comprehension | 2 |
| 6.  | What are the predefined interrupts in 8086?   | Understand    | 2 |
| 7.  | What are the different flag available in status register of 8086?                           | Knowledge     | 2 |
| 8.  | List the various addressing modes present in 8086?  | Comprehension | 2 |
| 9.  | How single stepping can be done in 8086   | Remember      | 2 |
| 10. | State the significance of LOCK signal in 8086?  | Remember      | 2 |
| 11. | What are the functions of bus interface unit (BIU) in 8086?                                 | Remember      | 2 |
| 12. | What is the clock frequency of 8086?  | Knowledge     | 2 |
| 13. | What are the two modes of operations present in 8086  | Remember      | 2 |
| 14. | What is the purpose of segment registers in 8086?   | Remember      | 2 |
| 15. | What is assembler?  | Knowledge     | 2 |
| 16. | What is loader?   | Remember      | 2 |
| 17. | What are the schemes for establishing priority in order to resolve bus arbitration problem? | Knowledge     | 2 |

#### UNIT - III Long Answer Questions:

| Long Answer Questions: |   |                |         |
|------------------------|---|----------------|---------|
| S.No.                  | Question  | Blooms         | Course  |
|                        |   | Taxonomy Level | Outcome |
| 1.                     | Write the ALP to add two 16bit numbers?                           | Understand     | 3       |
| 2.                     | Write an ALP to move 10 blocks of data from one memory to another | Understand     | 3       |
| 3.                     | With neat sketch explain stack structure of 8086?                 | Understand     | 3       |
| 4.                     | Explain interrupts of 8086 in detail ?                            | Understand     | 3       |
| 5.                     | Draw the small-signal model of common source FET amplifier.       | Understand     | 3       |
| 6.                     | Explain Timing diagram of 8086 ?                                  | Understand     | 3       |
| 7.                     | Explain Interrupt Service Routine of 8086?                        | Understand     | 3       |
| 8.                     | Explain Interrupt Cycle of 8086 ?                                 | Understand     |         |
| 9.                     | Explain Macros in 8086 ?  | Understand     |         |



#### **Short Answer Questions:**

| S.No. | Question  | Blooms         | Course  |
|-------|---|----------------|---------|
|       |   | Taxonomy Level | Outcome |
| 1.    | What does ADC instruction does ?                  | Understand     | 2       |
| 2.    | What is the function of ASSUME directive in 8086? | Understand     | 2       |
| 3.    | What is the function of ASSUME directive in 8086? | Understand     | 2       |
| 4.    | What is the function of DD directive in 8086?     | Understand     | 2       |
| 5.    | Write an ALP to Add two 8bit numbers?             | Analyze        | 3       |
| 6.    | Mention Significance of 'O' flag ?                | Evaluation     | 3       |
| 7.    | Mention Significance of 'T' flag ?                | Knowledge      | 3       |
| 8.    | What does signal INTL does in 8086                | Knowledge      | 3       |

## UNIT - IV

#### Long Answer Questions:

| S.No. | Question  | Blooms         | Course  |
|-------|---|----------------|---------|
|       |   | Taxonomy Level | Outcome |
| 1.    | Explain addition computer arithmetic Algorithm?       | Understand     | 5       |
| 2.    | Explain subtraction computer arithmetic Algorithm?    | Understand     | 5       |
| 3.    | Explain Multiplication computer arithmetic Algorithm? | Understand     | 5       |
| 4.    | Explain Floating Point Arithmetic Operations in 8086? | Understand     | 5       |
| 5.    | Explain Asynchronous data transfer in 8086?           | Understand     | 5       |
| 6.    | Explain modes of transfer in 8086?                    | Understand     | 5       |
| 7.    | Explain priority interrupt of 8086?                   | Understand     | 5       |
| 8.    | Explain Direct Memory Access(DMA) for 8086?           | Understand     | 5       |
| 9.    | Explain 8086 Input Output Processor (IOP)?            | Understand     | 5       |
| 10.   | Explain Intel 8089 IOP ?                              | Understand     | 5       |

## Short Answer Questions:

| S.No. | Question                            | Blooms Taxonomy<br>Level | Course<br>Outcome |
|-------|-------------------------------------|--------------------------|-------------------|
| 1.    | Define peripheral device ?          | Knowledge                | 5                 |
| 2.    | Define synchronous data transfer ?  | Understand               | 5                 |
| 3.    | Define asynchronous data transfer ? | Knowledge                | 5                 |
| 4.    | Define interrupt ?                  | Understand               | 5                 |



|    |                                      | 2000S      |   |
|----|--------------------------------------|------------|---|
| 5. | Define Priority interrupt ?          | Understand | 5 |
| 6. | Define IOP ?                         | Understand | 5 |
| 7. | What is function of Intel 8089 IOP ? | Understand | 5 |

## UNIT - V

## Long Answer Questions:

| S.No. | Question  | Blooms Taxonomy | Course  |
|-------|---|-----------------|---------|
|       |   | Level           | Outcome |
| 1.    | Explain Memory Organization of 8086 in detail ?                   | Understand      | 5       |
| 2.    | Explain Memory hierarchy of 8086 Microprocessor?                  | Understand      | 5       |
| 3.    | Explain Main memory of 8086 Microprocessor?                       | Understand      | 5       |
| 4.    | Explain Auxiliary memory of 8086 Microprocessor?                  | Knowledge       | 5       |
| 5.    | Explain Associate memory of 8086 Microprocessor?                  | Understand      | 5       |
| 6.    | With neat sketch explain Cache Memory of 8086<br>Microprocessor ? | Understand      | 5       |
| 7.    | Explain pipelining ?  | Understand      | 5       |
| 8.    | Explain Instruction pipeline in detail ?                          | Understand      | 5       |
| 9.    | Explain RISC pipeline in detail ?                                 | Understand      | 5       |
| 10.   | Explain Vector Processing in 8086 ?                               | Understand      | 5       |
| 11.   | Explain array processor in detail ?                               | Understand      | 5       |

## **Short Answer Questions:**

| S.No. | Question                                     | Blooms         | Course  |
|-------|--|----------------|---------|
|       |  | Taxonomy Level | Outcome |
| 1.    | Define Memory ?                              | Apply          | 5       |
| 2.    | Define Memory Hierarchy ?                    | Understand     | 5       |
| 3.    | Define Main Memory ?                         | Apply          | 5       |
| 4.    | Define Auxiliary Memory ?                    | Knowledge      | 5       |
| 5.    | Define Associate Memory ?                    | Knowledge      | 5       |
| 6.    | Define Cache Memory ?                        | Understand     | 5       |
| 7.    | What is need of Cache Memory ?               | Understand     | 5       |
| 8.    | Define Pipelining ?                          | Apply          | 5       |
| 9.    | Define Arithmetic Pipelining ?               | Understand     | 5       |
| 10.   | What do you mean by Instruction pipelining ? | Understand     | 5       |
| 11.   | What is RISC pipelining ?                    | Understand     | 5       |

## **OBJECTIVE QUESTIONS:**

#### UNIT-I

- 1. A collection of lines that connects several devices is called:
- a. peripheral connection wires
- b. bus
- c. Both a and b
- d. Internal wires The cut in voltage (or knee voltage) of a silicon diode is
- 2. A complete microcomputer system consist of
  - a. microprocessor
  - b. memory
  - c. peripheral equipment
  - d. all of the above The resistance of a diode is equal to
- 3. PC Program Counter is also called
  - a. instruction pointer
  - b. memory pointer
  - c. file pointer
  - d. data counter

### 4. \_\_\_\_\_\_ is used to choose between incrementing the PC or performing ALU operations

- a. Conditional codes
- b. Multiplexer
- c. Control unit
- d. None of these When forward biased, a diode
- 5. The ultimate goal of a compiler is to
  - a. Reduce the clock cycles for a programming task.
  - b. Reduce the size of the object code.
  - c. Be versatile.
  - d. Be able to detect even the smallest of errors
- 6. The decoded instruction is stored in
  - a. PC
  - b. MDR
  - c. Registers
  - d. IR
- 7. CPU does not perform the operation:
  - a. data transfer
  - b. logic operation
  - c. arithmetic operation
  - d. all of the above
- 8. The access time of memory is ..... the time required for performing any single CPU operation a. Shorter than
  - b. Negligible than
  - c. Same as
  - d. Longer than
- 9. A microprogram written as string of 0's and 1's is a
- (a) symbolic microinstruction



(b) binary microinstruction

(c) binary micro-program

(d) None of TheseA tunnel- diode is

10. Data transfer between **the main memory and the CPU register takes place through two registers namely** 

(a) MAR and Accumulator

(b) general purpose register and MDR

(c) accumulator and program counter

(d) MAR and MDR

11. The register that keeps track of the instructions in the program stored in memory is:

(a) Control register

(b) Program Counter

(c) Status register

(d) Direct register

12. The communication between central system and the outside environment is done by\_\_\_\_\_

(a) Control system

(b) Logic system

(c) Memory system

(d) I/O subsystemA

13. CISC stands for\_\_\_\_

(a) Compound Instruction Set Computers

(b) Common Instruction Set Computers

(c) Complex Instruction Set Computers

(d) Complex Instruction Set Compilers

14. During the execution of a program which gets initialized first \_\_\_\_?

(a) IR

(b) PC

(c) MAR

(d) None of These

15. The registers, ALU and the interconnection between them are collectively called as:

(a) Data path

(b) information path

(c) Process route

(d) Information trail

16. In LED, light is emitted because

(a) Recombination of charge carriers takes place

(b) Diode gets heated up

(c) Light falling on the diode gets amplified

(d) Light gets reflected due to lens action.

17. GaAs, LEDs emit radiation in the

(a) Ultraviolet region (b) violet - blue green range of the visible region

(c) Visible region (d) infra-red region

UNIT-II

1 The instruction that is used to transfer the data from source operand to destination operand is



(a) data copy (b) branch instruction (c) arithmetic / logic instruction (d) string instruction 2 Which of the following is not a data copy/transfer instruction? (b) PUSH (a) MOV (c) DAS (d)POP 3 The instructions that involve various string manipulation operations are branch instructions a. flag manipulation instructions. b. c. shift and rotate instructions d. string instructions 4 Which of the following instruction is not valid? (a) MOV AX, BX (b) MOV DS, 5000H (c) MOV AX, 5000H (d) PUSH AX 5In PUSH instruction, after each execution of the instruction, the stack pointer is incremented by 1 (e) (f) decremented by 1 incremented by 2 (g) decremented by 2 (h) 6The instruction that pushes the contents of the specified register/memory location on to the stack (a) PUSHF (b) POPF (c) PUSH (d) POP 7In In POP instruction, after each execution of the instruction, the stack pointer is a. incremented by 1 b. decremented by 1 c. incremented by 2 decremented by 2 d. 8A microprocessor is a \_\_\_\_\_ chip integrating all the functions of a CPU of a computer (a) Single (b) Multiple (c) Double (d) Triple 9 The intel 8086 microprocessor is a processor e. 4 bit f. 8 bit g. 16bit h. 12bit 10 In 8086 microprocessor, the address bus is \_\_\_\_\_ bit wide [ ] (a) 12bit (b) 10bit (c) 16bit (d) 11. The SF is called as \_\_\_ [ 1 (a) Service Flag (b) Single Flag (c) Sign Flag (d) Condition Flag 12 The SP is indicated by [ 1 (a) single pointer (b) stack pointer(c) source pointer (d)destination pointer processor is first introduced by the Intel in 1971. 13. 1 a) 8080 b) 4004 c) 8008 d) 8085 14. A 16-bits address bus can generate \_\_\_\_\_addresses. a) 32767 b) 25652



c) 65536

- d) None of the mentioned
- 15. The register of 8086 are \_\_\_\_\_ bits in size.
  - a) 8
  - b) 12
  - c) 16
  - d) 20
- 16. Which of the following registers are not available in 8086 microprocessor?
  - a) General data register
  - b) Segment registers
  - c) Pointer and Index register
  - d) All of the mentioned
- 17. Which of the following is a 16-bit register?
  - a) AL
  - b) AX
  - c) AH
  - d) All of the mentioned
- 18. register is used as a default counter in case of string and loop instructions.
  - a) AX
  - b) BX
  - c) CX
  - d) DX
- 19. The number of address and data lines of 8086\_\_\_\_\_.
  - a) 8 and 8
  - b) 16 and 16
  - c) 20 and 16
  - d) 16 and 20
- 20. \_ is the most important segment and it contains the actual assembly language instructions to be executed by the microprocessor.
  - a) Data segment
  - b) Code segment
  - c) Stack segment
  - d) Extra segment

#### UNIT-III

- 1. In 8086 the overflow flag is set when\_\_\_\_\_.
- a) The sum is more than 16 bit
- b) Carry and sign flags are set
- c) Signed numbers go out of their range after an arithmetic operation
- d) During subtraction
- 2. Direction flag is used with \_\_\_\_\_
- a) String instructions
- b) Stack Instructions
- c) Arithmetic Instructions
- d) Branch Instructions
- 3. If \_\_\_\_\_\_ flag is set; the processor enters the single step execution mode.
- (a) Direction (b)Trap
- (c) Interrupt d) Zero



| 4.          | If segment at<br>a) 655A H<br>b) 155A5 H<br>c) 4550 H<br>d) 5655               | ddress = 1005 H, offset   | address = 5555 H, t    | hen the physical address is        |  |
|-------------|--|---------------------------|------------------------|------------------------------------|--|
| a) 00       | the size of the s<br>000H to 7FFFH   | -                         | will be the starting a | nd ending off set addresses of it  |  |
|             | 00H to FFFFH   |                           |                        |                                    |  |
| · ·         | )00H to FFFFH<br>)000H to FFFFI  |                           |                        |                                    |  |
|             |  |                           | of another segment t   | hen we call them as                |  |
|             | on-overlapping   |                           |                        |                                    |  |
| b) O        | verlapping segr  | nents                     |                        |                                    |  |
| · ·         | ack area   |                           |                        |                                    |  |
|             | one of these   |                           |                        |                                    |  |
|             | e work of EU is  |                           | C measuring D colo     | wlations                           |  |
|             | coding   | 8086 microprocessor is    | C. processing D. calc  |                                    |  |
| о. тп<br>А. | -  | ition of result of ALU    | -                      |                                    |  |
|             | he result of add   |                           | D. the result of sub   | -                                  |  |
| 9.Th        | e CF is known  | as                        |                        |                                    |  |
| Α.          | carry flag B. co   | ondition flag C. co       | mmon flag D. s         | single flag                        |  |
|             |  |                           |                        |                                    |  |
|             | NC destination   | increments the content    |                        |                                    |  |
| A. 1        |  | B. 2                      | C. 30                  | D. 41                              |  |
|             |  | addition C. subtraction   | D division             |                                    |  |
|             | -  | ination inverts each bit  |                        |                                    |  |
|             |  | C. AND                    | D. NAND                |                                    |  |
| 12.         | The JS is called   | as                        |                        |                                    |  |
| •           |  | oit B. jump single bit    |                        |                                    |  |
| •           |  | D. jump single bit        | 1 66 4 11              |                                    |  |
|             |  | viding both segment bas   |                        |                                    |  |
| A.be        | low type   | .B. far type              | C. low type            | D. high                            |  |
|             |  |                           |                        |                                    |  |
| UNI         | T-IV   |                           |                        |                                    |  |
| 1.          | The microproce   | essor determines wheth    | er the specified cond  | ition exists or not by testing the |  |
| А.          | carry flag   | B. conditional flag       | C. common flag         | D. sign flag                       |  |
| 2.          | The LES copies   | s to words from memor     | v to register and      |                                    |  |
| A.          | The LES copies to words from memory to register and     DS   B. CS C. ES D. DS |                           |                        |                                    |  |
| 3.          | The  | translates a byte from    | one code to another    | code                               |  |
| A.          |  |                           |                        |                                    |  |
|             |  | ontains an offset instead |                        |                                    |  |
| А.          | SP   | B. IP C. ES I             | D. 88                  |                                    |  |

| 5 The 8086 fetches                             | instruction one after another  | from of memory                            |
|--|--------------------------------|---|
|  | B. IP C. ES                    | D. SS                                     |
| -  | FIFO register of size 6 bytes  |   |
|  | B. stack C. segment            |   |
| A.queue<br>7.The                               |                                | the internal operands in the processor    |
| CLK Signal                                     |                                | 1 1                                       |
| A.UR Signal                                    | B. Vcc                         | C. AIE D. Ground                          |
|  | mode AD0-AD15 has              |   |
| A.16 bit B. 20 bit C                           |                                |   |
| 9. The pin of minimum                          | mode AD0- AD15 has             | data bus                                  |
|  | C. 16 bit D. 32 bit            |   |
| 10is used to write int                         | to memory                      |   |
|  | C. RD D. CLK                   |   |
| 11. The functions of Pin                       | ns from 24 to 31 depend on t   | the mode in which is operating A. 8085    |
| B. 8086  |                                | D. 80845                                  |
| 12. The RD, WR, M/IC                           | is the heart of control for a  | mode                                      |
| A.minimum                                      | B. maximum C. compa            | atibility mode D. control mode            |
| 13.In a minimum mode                           | e there is on the system bus   |   |
| A. single B. double                            | C.multiple D. triple           |   |
| 14.If MN/MX is low th                          | ne 8086 operates in            |   |
| A. Minimum                                     | B. Maximum C. both             | n (A) and (B) D. medium                   |
|  | ol bus signal So,S1 and S2 ar  |   |
| A.decoded B. encoded                           | C. shared D. unshared          | d   |
| 16.Which bus controlle                         | r device decodes the signals   | to produce the control bus signal         |
| Ainternal B. data                              | C. externalD. address          | 3   |
|  | at the end of interrupt servic | e program takes the execution back to the |
| interrupted program                            |                                |   |
| A.forward B. return                            | C. data D. line                |   |
|  |                                | lefine a flexible set of commands         |
| B. memory int                                  |                                | B. peripheral interface                   |
| C. both (A) and (B)                            |                                | D. control interface                      |
| 19.Primary function of and write into register | memory interfacing is that t   | theshould be able to read from            |
| _  | B. microprocessor              | C. dual Processor D. coprocessor          |
|  |                                |   |

#### UNIT-V

- 1. IP Stand for
- a. Instruction pointer b. Instruction purpose c. Instruction paints d. None of these2. CS Stand for
- a. Code segment b. Coot segment c. Cost segment d. Counter segment
- 3. DS Stand for
- a. Data segment b. Direct segment c. Declare segment d. Divide segment
- 4. Which are the segment
- a. CS: Code segment b. DS: data segment c. SS: Stack segment d. ES:extra segment
- 5. Which register containing the 8086/8088 flag
- a. Status register b. Stack register c. Flag register d. Stand register
- 6. How many bits the instruction pointer is wide:



a. 16 bit b. 32 bit c. 64 bit d. 128 bit

7.How many type of addressing in memory

a. Logical address b. Physical address c. Both A and B d. None of these

8. The size of each segment in 8086 is

a. 64 kb b. 24 kb c. 50 kb d. 16kb

9. The physical address of memory is

a. 20 bit b. 16 bit c. 32 bit d. 64 bit

10. The \_\_\_\_\_\_ address of a memory is a 20 bit address for the 8086 microprocessor

a. Physical b. Logical c. Both d. None of these

11. The pin configuration of 8086 is available in the\_\_\_\_\_

a. 40 pin b. 50 pin c. 30 pin d. 20 pin

12. DIP stand for

a. Deal inline package b. Dual inline package c. Direct inline package d. Digital inline package 13. The offset of a particular segment varies from \_\_\_\_\_

a. 000H to FFFH b. 0000H to FFFFH c. 00H to FFH d. 00000H to FFFFFH

14. \_\_\_\_\_\_ is usually the first level of memory access by the microprocessor:

a. Cache memory b. Data memory c. Main memory d. All of these

15. which is the small amount of high- speed memory used to work directly with the microprocessor

a. Cache b. Case c. Cost d. Coos

16. The cache usually gets its data from the\_\_\_\_\_ whenever the instruction or data is required by the CPU

a. Main memory b. Case memory c. Cache memory d. All of these

17. How many type of cache memory

a. 1 b. 2 c. 3 d. 4

18. Which is the type of cache memory

a. Fully associative cache b. Direct-mapped cache c. Set-associative cache d. All of these

19. Which memory is used to holds the address of the data stored in the cache

a. Associative memory b. Case memory c. Ordinary memory d. None of these

20.\_\_\_\_\_ Stores the instruction currently being executed:

a. Instruction register b. Current register c. Both a and b d. None of these

21. In which register instruction is decoded prepared and ultimately executed

a. Instruction register b. Current register c. Both a and b d. None of these

22. The status register is also called the \_\_\_\_:

a. Condition code register b. Flag register c. A and B d. None of these

## XII. WEBSITES:

- 1. http://www.onsemi.com
- 2. http://www.kpsec.freeuk.com/symbol.htm
- 3. http://buildinggadgets.com/index\_circuitlinks.htm
- 4. http://www.guidecircuit.com
- 5. www.mathsisfun.com/binary-number-system.html
- 6. www.allaboutcircuits.com
- 7. www.electronics-tutorials.ws

## NATIONAL

- 1. Journal of 8086 processor
- 2. Journal of Programming 8086



- 3. IETE Journal of Research
- 4. Journal of Electrical Engineering and Electronic Technology
- 5. IET Computers & Digital Techniques

## V. LIST OF TOPICS FOR STUDENT SEMINARS:

- 1. Digital Computers
- 2. Computer Organization
- 3. Microprocessor 8086
- 4. Architecture Of 8086
- 5. Microprocessor 8086 addressing modes
- 6. Memory organization of 8086
- 7. Cache Memory

## XVII. CASE STUDIES / SMALL PROJECTS:

- 1. Simple Calculator
- 2. Notice Board
- 3. Home Automation